## (19) JAPANESE PATENT OFFICE (JP)

# (12) PUBLICATION OF UNEXAMINED (KOKAI) PATENT APPLICATION (A)

(11) Kokai (Unexamined Patent) Number: 57-12557

Date of Disclosure: January 22, 1982 (43)

(51) Int. Cl.<sup>3</sup> H 01 L 29/78 Identif. Symbol

Intra-Office Number 6603-5F

29/06

7514-5F

Examination Requested: Not Requested Number of Inventions: 1 (total of 3 pages)

#### HIGH VOLTAGE RESISTANT MOS TRANSISTOR (54)

- Application Number: 55-86879 (21)
- Filing Date: June 25, 1980 (22)
- Inventor: Takehiko Tanaka (72)c/o Sanyo Electric Co., Ltd, Gunma-ken, Kokubunji-shi, Oaraki-to Oizumi-cho Oaza, 1-chome, 180-bango
- Tsutomu Nozaki (72)c/o Sanyo Electric Co., Ltd, Gunma-ken, Kokubunji-shi, Oaraki-to Oizumi-cho Oaza, 1-chome, 180-bango
- Applicant: Sanyo Electric Co. Ltd. (71)Gunma-ken, Kokubunji-shi, Oaraki-to Oizumi-cho Oaza, 1-chome, 180-bango
- Tokyo Sanyo Electric Co., Ltd. (71)Moriguchi-shi, Kyosakamoto Dori 2-chome, 18-banchi
- Representative: Takao Sano, patent attorney (74)

#### **SPECIFICATIONS**

1. Title of the Invention: High Voltage Resistant MOS Transistor

## 2. Scope of the Patent's Claims:

1. A high voltage resistant MOS transistor, characterized by the fact that it is equipped with a source and drain region of the second conductive type, formed in the shape of a comb and mutually separated from a semiconductor substrate of the first conductive type,

a low impurity concentration region of the second conductive type formed on the side of said drain region,

as well as a channel region, formed between said low impurity concentration region and said source region,

wherein the channel length of a curved part of the channel region, formed in the front end part of said source region, is longer than said curved part of the drain region.

## 3. Detailed Explanation of the Invention

This invention relates to a MOS transistor construction with a drain which is highly resistant to voltage.

Because MOS transistors have generally a much higher switching speed when compared to bipolar transistors, they are used mainly as power elements and high-frequency elements having a positive coefficient of input characteristics.

Figure 1 shows a profile view of a common MOS transistor. As shown in Figure 1, (1) indicates a P type silicon substrate, (2) and (3) are N<sup>+</sup> type source and drain regions, respectively, (4) is a gate oxide film, and numbers (5), (6), and (7) indicate a source electrode, a drain electrode, and a gate electrode. In addition, the part shown in Figure 1 by the broken line indicates an equipotential line when a drain voltage is applied. Although the drain voltage is limited by the junction withstand voltage of drain region (3) and substrate (1), one can clearly see from the equipotential line that in reality, the voltage is determined depending on the concentration of the electric current in the vicinity of the surface of drain region (3), which depends on the combined influence of gate electrode (7) and drain region (3). When gate oxide film (4) is approximately 1,000 Å thick, the drain voltage resistance will reach only about 50 V.

Figure 2 is a profile view showing the construction of a MOS transistor characterized by an improved drain voltage resistance. Number (8) is a P type silicon substrate, numbers (9) and (10) indicate an N<sup>+</sup> type source and drain region, respectively, (11), (12), and (13) are a source electrode, a drain electrode, and a gate electrode, respectively, and an N<sup>-</sup> type low impurity

concentration region (15) is created in the direction from drain region (10) to channel region (14). [page 2]

Depending on the formation of this low impurity concentration region (15), the equipotential line can be extended in the direction of channel region (14) as shown by the broken line, which makes it possible to increase the drain resistance voltage from 300 V to 400 V by preventing electric current concentration in the vicinity of the surface of drain region (10). This low impurity concentration region (15) is commonly called a drift channel.

On the other hand, although it is possible to increase the gate width W and to shorten the gate length L based on gm  $\delta$  W/L in order to obtain a high reciprocal conductance gm (W is the gate width and L is the gate length), since the length of the gate cannot be too short, normally, it is formed in the range of  $2 \sim 7~\mu$ . Therefore, it is known that a comb shaped construction can be used for the source and drain region in order to increase the width of the gate. Figure 3 shows a partial surface view of such a MOS transistor. As shown in Figure 3, (16) indicates a P type silicon substrate, (17) and (18) are an N<sup>+</sup> conductive type source region and drain region, respectively, (19) is an N conductive type low impurity concentration region and (20) is a channel region. Source region (17) and drain region (18) are combined so as to form together a comb shape. Accordingly, it is possible to increase the gate width because channel region 20 is formed in a zigzag shape.

However, since the lines of electric force are concentrated as shown by the channel marks in the direction toward the front end part of channel area (20) of protruding area (17) from the vicinity of the base of the comb shape of drain area (18), it is not possible to improve the status of the breakdown electric current and breakdown voltage which is caused by a breakdown yield status in the boundary between the low impurity concentration area (19) and the curved part of channel area (20). As shown in Figure 5 which is a graph indicating the yield breakdown, at the point when the drain breakdown voltage  $V_{DSS}$  is applied, a yield breakdown will be generated by electric current in the point indicated by point a, and at this time, the electric current will be characterized by a breakdown current  $I_{BR(P)}$ . In the construction which is shown in Figure 3, the breakdown voltage  $V_{DSS}$  is approximately in the range of 300 V ~ 400 V and the breakdown current  $I_{BR(P)}$  is approximately in the range of 1 ~ 3 mA.

In view of the above described problems, this invention provides a highly voltage resistant MOS transistor which eliminates the above described disadvantages. The following is a detailed explanation of this invention which is based on the enclosed figures.

Figure 4 shows a partial top view of one embodiment of this invention. In this figure, (21) indicates a P type silicon substrate, (22) and (23) are an N<sup>+</sup> conductive type source and drain region, respectively, (24) is an N<sup>-</sup> conductive type low impurity concentration region, and (25) is a channel region.

Layer resistance Rs in the range of approximately  $10 \sim 20 \Omega$  is used in P type silicon

substrate 21. Low impurity concentration region (24), which can be formed by epitaxial growth or ion implantation, etc., forms a layer having resistance  $Rs = 8 \Omega$  cm, with a depth of about 20  $\mu$ . On the other hand, source region (22) and drain region (23) are formed by diffusion so that they both create a combined comb shape. Channel region (25) between them is formed with an implanted impurity of the P type created by ion implantation, making it possible to control a specific channel concentration. The channel length of channel region (25) is 3  $\mu$  and the channel is formed with a width of 120 nm.

In addition, the front end part of source region (22) is formed with a sufficiently larger corresponding curve R' of channel region (25) than the curve of the curved part in the base of drain region (23), and length l' of the low impurity concentration region (24) from drain region (23) to channel region (25) is longer than length l. Due to this formation, the electric force lines will be created longer from the base of drain region (23) toward the curved part of channel region (25), and the electric field will be weakened in this part, which prevents concentration of electric current.

Figure 6 is a graph showing the results of a case when the lengths R' = 10  $\mu$ , 20  $\mu$  are used. When R' = 10  $\mu$ , the breakdown voltage  $V_{DSS}$  will be about 430 V, and the breakdown current  $I_{BR(P)}$  will be 8 mA ~ 20 mA. When R' = 20  $\mu$ , the breakdown voltage  $V_{DSS}$  will be about 450 V and the breakdown current  $I_{BR(P)}$  will be about 15 mA ~ 30 mA. Accordingly, as one can see clearly from the results shown in Figure 6, breakdown voltage  $V_{DSS}$  can be increased above 400 V and a high voltage resistance design can be achieved while the breakdown current  $I_{BR(P)}$  at can be also greatly improved at the same time.

As was explained above, when a sufficiently greater curve ratio of the curved part corresponding to the drain region is used with a corresponding curve ratio of the channel region formed in the front end part of the source region in this invention, the breakdown voltage and the breakdown current can be greatly improved because this makes it possible to prevent concentration of electric current in the boundary between the curved channel region and the low impurity concentration region.

# 4. Brief Explanation of Figures

Figure 1 shows a partial profile view of an example of prior art, Figure 2 shows a partial profile view of an improved example of prior art, Figure 3 shows a top view of a MOS transistor according to prior art, Figure 4 shows a top view indicating an embodiment of this invention,

## [page 3]

Figure 5 is a graph explaining the relationship between breakdown voltage  $V_{DDS}$  and breakdown current  $I_{BR(P)}$ , and Figure 6 is a graph indicating the results of a test of the embodiment shown in Figure 4.

(21) ... P-type silicon substrate, (22) ... source region, (23) ... drain region, (24) ... low impurity concentration region, (25) ... channel region.


Patent Applicant:Sanyo Electric Co., Ltd., 1 other name


Representative:


Takao Sano, patent attorney.

(Figure 1, 2, 3, 4, 5, and 6)

14M8257-12557(3)







## 19 日本国特許庁 (JP)

**迎特許出願公開** 

# 12 公開特許公報(A)

昭57-12557

5)Int. Cl.<sup>3</sup> H 01 L 29/78 29/06 識別記号

庁内整理番号 6603-5F 7514-5F 砂公開 昭和57年(1982)1月22日

発明の数 1 審査請求 未請求

(全 3 頁)

56高耐圧MOSトランジスタ

21特

願 昭55-86878

22出

願 昭55(1980) 6 月25日

冷発 明 者

田中忠彦

群馬県邑楽郡大泉町大字坂田18 0番地東京三洋電機株式会社内

70発 明 者 野崎勉

群馬県邑楽郡大泉町大字坂田18 0番地東京三洋電機株式会社内

沙出 願 人

人 三洋電機株式会社

守口市京阪本通2丁目18番地

介出 願

人 東京三洋電機株式会社

群馬県邑楽郡大泉町大字坂田18

0番地

沙代 理 人 弁理士 佐野静夫

#### 明 報 書

1. 発明の名称 高耐圧MDSトランジスタ

#### 2. 特許請求の範囲

1. 第1 導電型半導体基体上に互いに離れて樹形に形成された第2 導電型のソース、ドレイン領域域と、設ドレイン領域機に形成された第2 導電型の低不純物濃度領域と、監任不純物濃度領域と、配いース領域との間に形成されたチャンネル領域の曲率を対応の曲が底の曲率を対応であることを特徴とする高耐圧M U S トランジスタ。

## 3. 発明の詳細な説明

本発明はドレイン耐圧の高いMOSトランジスタの構造に関する。

一般にMUSトランジスタはスイッチングスピードがパイポーラトランジスタに比べて非常に早く、入力特性が正の保数を持っている為主に高層
破業子及びパワー用黒子として用いられる。

通常のMUSトランジスタの新面構造を募1図

に示す。第1図に於いて、(1)はP型シリコン基板、(2)はIでれぞれ以中導電型を有するソース、ドレイン領域、(4)はゲート酸化膜、(5)(6)(7)はそれぞれソース電極、ドレイン電極、ゲート電極を示す。また第1図中に示された破裂はドレイン領域を配子を印加した場合の等電位級である。ドレイン耐圧は下の研究を開発されるが、実際には等電位級から明らかを機に、ゲートでは(3)との電流集中に依って生じるドレイン領域(3)表面近傍の電流集中に依って生じるドレイン領域(3)表面近傍の電流集中に依って生じるドレイン倒域(3)表面近傍の電流集中に依って表にはドレイン耐圧は50V程度にしかならない。

第2図はドレイン耐圧を向上させたはしるトランジスタの新面構造であり、(8)はP型シリコンと板、(9)00はそれぞれ N → 導電型のソース、ドレイン領域、(1)0203はそれぞれソース電信、ドレイン電伝、ゲート電位であり、ドレイン領域のから保護であり、ドレイン領域のからのはN → 型の低不純物浸度領域のを形成するととに依り、等電位額は破壊で示される

# This Page Is Inserted by IFW Operations and is not a part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

如くチャンネー領域の方向に延在され、ドレイン 領域の表面近かり電源集中が防止されドレイン耐 圧は300Vから400V程度まで向上する。 こ の低不純物優度領域のは一般にドリフトチャンネ ルと呼ばれている。

P型シリコン基板四には層抵抗KSが10~20 の確度性のものが使用され、低不純物濃度領域的 はエピタキシャル成長あるいはイオン注入等に依 って超低抗KS=8以体、深さ20メ程度に形成 った超低抗KS=8以体、深さ20メ程度に形成 される。一方ソース領域の及びドレイン領域のは をいれ組合わせられた機形の形式に拡散に依って 形成され、その他のチャンネル領域のはイオン注 人に依ってド型不純物が注入され、所定のチャン ネル級度となる疑例のされる。とのチャンネル領域のはチャンネル妥がるメ、幅か120両となっている。

またソース領域のの先端部に於いて、チャンネル領域のの曲折部の曲率式を対応するドレイン領域のの投元での曲折部の曲率はより十分大きな形成し、ドレイン領域のからチャンネル領域のの投充での低不純物域度領域のの投充を他の配分の投入の投入する。 この様に形成する ことに依めり はより 長くする。 この様に形成する ことに彼のの投入からチャンネル領域のの複別が弱まり、単級集中が防止される。

本発明は上述した点に鑑みて為されたものですり、従来の欠点を除去した高耐圧M()Sトラン:
スタを提供するものである。以下図面を容照して本発明を詳細に説明する。

第4図は本発明の実施例を示す一部表面図でもり、四はP型シリコン基板、四回はそれぞれN+ 導電型のソース、ドレイン領域、四はN-導電型 の低不純物濃度領域、四はチャンネル領域である

第6図は曲率 R'=10 A、20 Aとした場合の実験結果である。 K'=10 Aの場合には降伏電圧 V D 8 8 は 4 3 0 V 程度、降伏電流 I B B (P) は 8 m A ~ 20 m A、K'=20 Aの場合には降伏電圧 V D 8 8 は 4 5 0 V 程度、降伏電流 I B B (P) は 15 m A ~ 3 0 m A になる。 従って第6図の結果からも明らかな如く、降伏電圧 V D 8 8 は共に 4 0 0 V 以上となり高耐圧化されると共に、降伏電液 I B B (P) も大幅に向上している。

上述の如く本発明に依ればソース領域の先端部に形成されたチャンネル機域の曲折部の曲率を対応するドレイン領域の対応する曲折部の曲率より十分に大きくすることに依り、曲折したチャンネル領域と低不純物浸度領域との境界に電流集中するのが防止され降伏電圧及び降伏電流が大幅に向上されるものである。

## 4. 図面の簡単左説明


第1図は従来例を示す一部断面図、第2図は従来例の改良された一部断面図、第3図は従来のMOSトランジスタの表面図、第4図は本発明の実

施例を示す要面図、第5図は降伏電圧V D S S と 降伏電機 I B B (P)の関係を示すグラフ、第6図は 第4図に示した実施例の実験結果を示すグラフで ある。


20 ······ P型シリコン最板、22 ·······ソース領域、 23 ······ドレイン領域、24 ······· 佐不純物濃度領域、 25 ·····・チャンネル領域。

> 出組人 三洋電 被味 去 会社 外1名 代地人 押提士 佐 野 磐 天


第1図




372 図




第3図



第4 図



第5図



第6 図

